

Generate Compilers from Hardware Models!

Gus Smith, PhD Candidate, University of Washington
PLARCH 2023






Ben Kushigian



Vishal Canumalla



Andrew Cheung



René Just



Zachary Tatlock

The Hardware Lottery

Sara Hooker

Google Research, Brain Team

shooker@google.com

2020

The Hardware Lottery

Sara Hooker

Google Research, Brain Team

shooker@google.com

2020

Hardware and compilers have a disproportionate role in deciding which research ideas succeed or fail.

The Hardware Lottery

Sara Hooker

Google Research, Brain Team

shooker@google.com

2020

Hardware and compilers have a disproportionate role in deciding which research ideas succeed or fail.

Takeaway for our community: new platforms (hardware + compiler stack) should be easier to build, so that the best ideas win!

The Hardware Lottery

Sara Hooker

Google Research, Brain Team

shooker@google.com

2020

Hardware and compilers have a disproportionate role in deciding which research ideas succeed or fail.

Takeaway for our community: new platforms (hardware + compiler stack) should be easier to build, so that the best ideas win!

The Hardware Lottery

Sara Hooker

Google Research, Brain Team

shooker@google.com

2020

Hardware and compilers have a disproportionate role in deciding which research ideas succeed or fail.

Takeaway for our community: new platforms (hardware + **compiler stack) should be easier to build, so that the best ideas win!**


Why are compilers hard to build?

Why are compilers hard to build?


Why are compilers hard to build?



Why are compilers hard to build?



Why are compilers hard to build?




Programs




builds →

Hardware
Design


Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?




Why are compilers hard to build?





Why are compilers hard to build?



Why are compilers hard to build?






informs



gcc: 1000s of contributors over 35+ years

Yosys: 200+ contributors over 10+ years


TVM: 800+ contributors over 7 years




issues

talks with


Why are compilers hard to build?




Why are compilers hard to build?



Why are compilers hard to build?





Finding and Understanding Bugs in C Compilers

Xuejun Yang Yang Chen Eric Eide John Regehr

University of Utah, School of Computing
{jxyang, chenyang, eeide, regehr}@cs.utah.edu

(Csmith)

Finds bugs
in gcc

Finding and Understanding Bugs in FPGA Synthesis Tools

Yann Herklotz
yann.herklotz15@imperial.ac.uk
Imperial College London
London, UK

(Verismith)

John Wickerson
j.wickerson@imperial.ac.uk
Imperial College London
London, UK

Finds bugs
in Yosys

A Comprehensive Study of Deep Learning Compiler Bugs

Qingchao Shen
College of Intelligence and
Computing, Tianjin University
School of New Media and
Communication, Tianjin University
China
qingchao@tju.edu.cn

Haoyang Ma
College of Intelligence and
Computing, Tianjin University
China
haoyang_9804@tju.edu.cn

Junjie Chen*
College of Intelligence and
Computing, Tianjin University
China
junjiechen@tju.edu.cn


(et al.)

Finds bugs
in TVM




talks

Why are compilers hard to build?



Why are compilers hard to build?



Why are compilers hard to build?

Why are compilers hard to build?

Building a compiler requires significant engineering effort and induces numerous bugs.

Why are compilers hard to build?

Building a compiler requires significant engineering effort and induces numerous bugs.

Those costs are multiplied with every new hardware design.

Why are compilers hard to build?

Building a compiler requires significant engineering effort and induces numerous bugs.

Those costs are multiplied with every new hardware design.

What if compilers were *synthesized*?
(i.e., automatically generated?)



✓ Why are compilers hard to build?


What if compilers were synthesized?

✓ Why are compilers hard to build?
What if compilers were synthesized?



builds →

Hardware Design



✓ Why are compilers hard to build?
What if compilers were synthesized?




builds →


Hardware Design

↗ read by


Compiler Generator




✓ Why are compilers hard to build?
What if compilers were synthesized?




✓ Why are compilers hard to build?
What if compilers were synthesized?




✓ Why are compilers hard to build?
What if compilers were synthesized?



✓ Why are compilers hard to build?
What if compilers were synthesized?




✓ Why are compilers hard to build?
What if compilers were synthesized?





✓ Why are compilers hard to build?



What if compilers were synthesized?



✓ Why are compilers hard to build?
What if compilers were synthesized?



✓ Why are compilers hard to build?
What if compilers were synthesized?



The Hardware Lottery



✓ Why are compilers hard to build?

What if compilers were synthesized?

What if compilers were synthesized?

Automatically generating compilers can reduce engineering effort and eliminate bugs.

What if compilers were synthesized?

Automatically generating compilers can reduce engineering effort and eliminate bugs.

Furthermore, the approach scales with new hardware designs, thus fighting against the hardware lottery!

Compilers should be generated from formal models of hardware.

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Generating Compilers → Why Now? → Case Study: Lakeroad → Call to Action

Generating Compilers → **Why Now?** → Case Study: Lakeroad → Call to Action

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Generating Compilers




Why Now?




Case Study: Lakeroad



Call to Action




NVIDIA Tensor Cores




NVIDIA Tensor Cores



Google TPU




AWS Inferentia




NVIDIA Tensor Cores




Google TPU



AWS Inferentia




Apple A16




NVIDIA Tensor Cores



Google TPU




AWS Inferentia



Apple A16




Xilinx Zynq




NVIDIA Tensor Cores



Google TPU




AWS Inferentia




Apple A16



Xilinx Zynq




Gerasimova et al. *Connectable DNA Logic Gates: OR and XOR Logics.*




NVIDIA Tensor Cores



Google TPU




AWS Inferentia




Apple A16




Xilinx Zynq



Gerasimova et al. *Connectable DNA Logic Gates: OR and XOR Logics.*





Parsa et al. *Universal Mechanical Polycomputation in Granular Matter.*




NVIDIA Tensor




Google TPU




Hardware is growing more diverse; more compilers are desperately needed!



Gerasimova et al. Connectable DNA Logic Gates: OR and XOR Logics.





Parsa et al. Universal Mechanical Polycomputation in Granular Matter.




NVIDIA Tensor




Google TPU




Hardware is growing more diverse; more compilers are desperately needed!
How could we possibly support all of this hardware?



Gerasimova et al. *Connectable DNA Logic Gates: OR and XOR Logics.*





Parsa et al. *Universal Mechanical Polycomputation in Granular Matter.*




NVIDIA Tensor




Google TPU




Hardware is growing more diverse; more compilers are desperately needed!
How could we possibly support all of this hardware?
As hardware diversifies, it gets more specialized, and thus easier to target!




Gerasimova et al. *Connectable DNA Logic Gates: OR and XOR Logics.*



Parsa et al. *Universal Mechanical Polycomputation in Granular Matter.*




NVIDIA Tensor Cores




Gerasimova et al. *Connecta*



Xilinx Zynq



Parsa et al. *Universal Mechanical Polycomputation in Granular Matter.*



NVIDIA Tensor Cores

Describing Instruction Set **Processors** Using nML

A. Fauth¹ J. Van Praet² M. Freericks¹

¹Institut für Technische Informatik
Tech. Univ. Berlin, Franklinstr. 28/29
D-10587 Berlin, Germany

²IMEC
Kapeldreef 75
B-3001 Leuven, Belgium

1995

Retargetable Generation of Code Selectors from HDL **Processor** Models

Rainer Leupers, Peter Marwedel

University of Dortmund, Dept. of Computer Science 12, 44221 Dortmund, Germany
email: leupers|marwedel@ls12.informatik.uni-dortmund.de

1997


Automatic Tool Generation from Structural **Processor** Descriptions

Florian Brandner


2009




Xilinx Zynq



Gerasimova et al. *Connecta*





NVIDIA Tensor Cores

Describing Instruction Set **Processors** Using nML

A. Fauth¹ J. Van Praet² M. Freericks¹

¹Institut für Technische Informatik
Tech. Univ. Berlin, Franklinstr. 28/29
D-10587 Berlin, Germany

²IMEC
Kapeldreef 75
B-3001 Leuven, Belgium

1995



Xilinx Zynq

Retargetable Generation of Code Selectors from HDL **Processor** Models

University of Dortmund, Dept. of Computer Science 12, 44221 Dortmund, Germany
email: leupers|marwedel@ls12.informatik.uni-dortmund.de


1997

Generating compilers for general-purpose hardware is difficult.


Automatic Tool Generation from Structural **Processor** Descriptions


Florian Brandner

2009



Gerasimova et al. *Connecta*







NVIDIA Tensor Cores



Google TPU




AWS Inferentia




Apple A16




Xilinx Zynq



Gerasimova et al. *Connectable DNA Logic Gates: OR and XOR Logics.*





Parsa et al. *Universal Mechanical Polycomputation in Granular Matter.*




NVIDIA Tensor




Google TPU



Specialized hardware is easier to target with automated reasoning tools!



Gerasimova et al. *Connectable DNA Logic Gates: OR and XOR Logics.*



Parsa et al. *Universal Mechanical Polycomputation in Granular Matter.*

Generating Compilers



Why Now?




Case Study: Lakeroad




Call to Action

SAT/SMT




Järvisalo et al. 2012. The international SAT solver competitions.

SAT/SMT



Järvisalo et al. 2012. The international SAT solver competitions.

SAT/SMT



Järvisalo et al. 2012. The international SAT solver competitions.

Equality Saturation

Vectorization for Digital Signal Processors via Equality Saturation

Alexa VanHattum
Cornell University
Ithaca, NY, USA


Rachit Nigam
Cornell University
Ithaca, NY, USA

Vincent T. Lee
Facebook Reality Labs Research
Redmond, WA, USA

James Bornholt
The University of Texas at Austin
Austin, TX, USA

Adrian Sampson
Cornell University
Ithaca, NY, USA

SAT/SMT



Järvisalo et al. 2012. The international SAT solver competitions.

Equality Saturation

Vectorization for Digital Signal Processors via Equality Saturation

Alexa VanHattum Cornell University Ithaca, NY, USA	Rachit Nigam Cornell University Ithaca, NY, USA	Vincent T. Lee Facebook Reality Labs Research Redmond, WA, USA
James Bornholt The University of Texas at Austin Austin, TX, USA	Adrian Sampson Cornell University Ithaca, NY, USA	

Benchmarking Large Language Models for Automated Verilog RTL Code Generation


Shailja Thakur*, Baleegh Ahmad*, Zhenxing Fan*, Hammond Pearce*, Benjamin Tan†, Ramesh Karri*, Brendan Dolan-Gavitt*, Siddharth Garg*

*New York University, †University of Calgary

ML/LLMs

SAT/SMT

Equality Saturation



Automated reasoning tools are ready for the task of compiler generation.

Vectorization for Digital Signal Processors via Equality Saturation

Alexa VanHattum Cornell University Ithaca, NY, USA	Rachit Nigam Cornell University Ithaca, NY, USA	Vincent T. Lee Facebook Reality Labs Research Redmond, WA, USA
James Bornholt The University of Texas at Austin	Adrian Sampson Cornell University	

Models for Automated Verilog RTL Code Generation

Shailja Thakur*, Baleegh Ahmad*, Zhenxing Fan*, Hammond Pearce*, Benjamin Tan†, Ramesh Karri*, Brendan Dolan-Gavitt*, Siddharth Garg*

*New York University, †University of Calgary

Järvisalo et al. 2012. The international SAT solver competitions.

ML/LLMs

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Hardware is diversifying, and we need new compilers.

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Hardware is diversifying, and we need new compilers.
Modern targets are more amenable to automated methods.

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Hardware is diversifying, and we need new compilers.

Modern targets are more amenable to automated methods.

Automated reasoning tools are ready for the task of compiler generation.

Generating Compilers → **Why Now?** → Case Study: Lakeroad → Call to Action

Generating Compilers → Why Now? → **Case Study: Lakeroad** → Call to Action

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Let's look at a concrete example: FPGAs.

Generating Compilers



Why Now?





Case Study: Lakeroad





Call to Action











Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the

Even *within* FPGAs, hardware is diversifying.

ated reasoning,
this a reality.

Compilers should be generated from formal models of hardware.

With the growing diversity of hardware and the

Even *within* FPGAs, hardware is diversifying.

Are new primitives a challenge for FPGA compilers?


ated reasoning,
this a reality.



Are new primitives a challenge for FPGA compilers?

$((d + a) * b) \wedge c$

Are new primitives a challenge for FPGA compilers?



$$((d + a) * b) \wedge c$$

Are new primitives a challenge for FPGA compilers?

Report Cell Usage:

	Cell	Count
1	DSP48E1	2
2	LUT2	10
3	SRL16E	10
4	FDRE	10

Are new primitives a challenge for FPGA compilers?

Report Cell Usage:

	Cell	Count
1	DSP48E1	2
2	LUT2	10
3	SRL16E	10
4	FDRE	10

Should use only a single DSP!

Are new primitives a challenge for FPGA compilers?

Are new primitives a challenge for FPGA compilers?

On brief inspection, yes!

Are new primitives a challenge for FPGA compilers?

On brief inspection, yes!

But this is unsurprising—DSPs are complicated.

Generating Compilers



Why Now?



Case Study: Lakeroad



Call to Action



MULTISIGNOUT and CARRYCASCOU	72
Summary	73
Appendix A: Additional Resources and Legal Notices	
Xilinx Resources	75
Solution Centers	75
Documentation Navigator and Design Hubs	75
References	76
Please Read: Important Legal Notices	77



MULTISIGNOUT and CARRYCASCOU	72
Summary	73
Appendix A: Additional Resources and Legal Notices	
Xilinx Resources	75
Solution Centers	75
Documentation Navigator and Design Hubs	75
References	76
Please Read: Important Legal Notices	77

DSP manual is over 75 pages long

```
module DSP48E2 #(
  parameter integer ACASCREG = 1,
  parameter integer ADREG = 1,
  parameter integer ALUMODEREG = 1,
  parameter AMULTSEL = "A",
  parameter integer AREG = 1,
  parameter AUTORESET_PATDET = "NO_RESET",
  parameter AUTORESET_PRIORITY = "RESET",
  parameter A_INPUT = "DIRECT",
  ...
)(
  output [29:0] ACOUT,
  output [17:0] BCOUT,
  output CARRYCASCOUT,
  ...

  input [29:0] A,
  input [29:0] ACIN,
  input [3:0] ALUMODE,
  input [17:0] B,
  input [17:0] BCIN,
  input [47:0] C,
  ...
);
```

```
module DSP48E2 #(
  parameter integer ACASCREG = 1,
  parameter integer ADREG = 1,
  parameter integer ALUMODEREG = 1,
  parameter AMULTSEL = "A",
  parameter integer AREG = 1,
  parameter AUTORESET_PATDET = "NO_RESET",
  parameter AUTORESET_PRIORITY = "RESET",
  parameter A_INPUT = "DIRECT",
  ...
)(
  output [29:0] ACOUT,
  output [17:0] BCOUT,
  output CARRYCASCOUT,
  ...

  input [29:0] A,
  input [29:0] ACIN,
  input [3:0] ALUMODE,
  input [17:0] B,
  input [17:0] BCIN,
  input [47:0] C,
  ...
);
```

**Configuring the DSP
requires setting 100+
ports and parameters**

```

module DSP48E2 #(
  parameter integer ACASCREG = 1,
  parameter integer ADREG = 1,
  parameter integer ALUMODEREG = 1,
  parameter AMULTSEL = "A",
  parameter integer AREG = 1,
  parameter AUTORESET_PATDET = "NO_RESET",
  parameter AUTORESET_PRIORITY = "RESET",
  parameter A_INPUT = "DIRECT",
  ...
)(
  output [29:0] ACOUT,
  output [17:0] BCOUT,
  output CARRYCASCOUT,
  ...

  input [29:0] A,
  input [29:0] ACIN,
  input [3:0] ALUMODE,
  input [17:0] B,
  input [17:0] BCIN,
  input [47:0] C,
  ...
);

```

Configuring the DSP requires setting 100+ ports and parameters

Table 2-4: OPMODE Control Bits Select X Multiplexer Outputs

W OPMODE[8:7]	Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes
xx	xxx	xx	00	0	Default
xx	xxx	01	01	M	Must select with OPMODE[3:2] = 01
xx	xxx	xx	10	P	Requires PREG = 1
xx	xxx	xx	11	A:B	48-bits wide

When either TWO24 or FOUR12 mode is selected, the multiplier must not be used, and USE_MULT must be set to NONE.

- Notes:**
- When these data pins are not used and to reduce leakage power dissipation, the data pin input signals must be tied High, the input register must be selected, and the CE and RST input control signals must be tied Low. An example of unused C input recommended settings would be setting C[47:0] = all ones, CREG = 1, CEC = 0, and RSTC = 0.
 - These signals are dedicated routing paths internal to the DSP48E2 column. They are not accessible via general routing resources.
 - All signals are active High.


```

module DSP48E2 #(
  parameter integer ACASCREG = 1,
  parameter integer ADREG = 1,
  parameter integer ALUMODEREG = 1,
  parameter AMULTSEL = "A",
  parameter integer AREG = 1,
  parameter AUTORESET_PATDET = "NO_RESET",
  parameter AUTORESET_PRIORITY = "RESET",
  parameter A_INPUT = "DIRECT",
  ...
)(
  output [29:0] ACOUT,
  output [17:0] BCOUT,
  output CARRYCASCOUT,
  ...

  input [29:0] A,
  input [29:0] ACIN,
  input [3:0] ALUMODE,
  input [17:0] B,
  input [17:0] BCIN,
  input [47:0] C,
  ...
);
    
```

Configuring the DSP requires setting 100+ ports and parameters

Table 2-4: OPMODE Control Bits Select X Multiplexer Outputs

W OPMODE[8:7]	Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes
xx	xxx	xx	00	0	Default
xx	xxx	01	01	M	Must select with OPMODE[3:2] = 01
xx	xxx	xx	10	P	Requires PREG = 1
xx	xxx	xx	11	A:B	48-bits wide

When either TWO24 or FOUR12 mode is selected, the multiplier must not be used, and USE_MULT must be set to NONE.

- Notes:**
- When these data pins are not used and to reduce leakage power dissipation, the data pin input signals must be tied High, the input register must be selected, and the CE and RST input control signals must be tied Low. An example of unused C input recommended settings would be setting C[47:0] = all ones, CREG = 1, CEC = 0, and RSTC = 0.
 - These signals are dedicated routing paths internal to the DSP48E2 column. They are not accessible via general routing resources.
 - All signals are active High.

Configuring a DSP sounds a lot like writing a program!

```


module DSP48E2 #(
  parameter integer ACASCREG = 1,
  parameter integer ADREG = 1,
  parameter integer ALUMODEREG = 1,
  par
  par
  par
  par
  par
  ...
)(
  out
  out
  out
  ...

  inp
  inp
  inp
  inp
  inp
  input [47:0] C,
  ...
);
    
```

Table 2-4: OPMODE Control Bits Select X Multiplexer Outputs

W OPMODE[8:7]	Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes
------------------	------------------	------------------	------------------	-------------------------	-------

Insight #1: configuring DSPs and other complex primitives is similar to writing a program...



g

```

module DSP48E2 #(
  parameter integer ACASCREG = 1,
  parameter integer ADREG = 1,
  parameter integer ALUMODEREG = 1,
  par
  par
  par
  par
  par
  ...
)(
  out
  out
  out
  ...


  inp
  inp
  inp
  inp
  inp
  input [47:0] C,
  ...
);
    
```

Table 2-4: OPMODE Control Bits Select X Multiplexer Outputs

W OPMODE[8:7]	Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes

Insight #1: configuring DSPs and other complex primitives is similar to writing a program...

...so use *program synthesis*.



g

```

module DSP48E2 #(
  parameter integer ACASCREG = 1,
  parameter integer ADREG = 1,
  parameter integer ALUMODEREG = 1,
  par
  par
  par
  par
  par
  ...
)(
  out
  out
  out
  ...

  inp
  inp
  inp
  inp
  inp
  input [47:0] C,
  ...
);
    
```

Table 2-4: OPMODE Control Bits Select X Multiplexer Outputs

W OPMODE[8:7]	Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes

Insight #1: configuring DSPs and other complex primitives is similar to writing a program...

...so use *program synthesis*.

Solver-aided program synthesis: using SMT/SAT/etc. to generate programs by solving a set of constraints.

```

module DSP48E2 #(
  parameter integer ACASCREG = 1,
  parameter integer ADREG = 1,
  parameter integer ALUMODEREG = 1,
  parameter AMULTSEL = "A",
  parameter integer AREG = 1,
  parameter AUTORESET_PATDET = "NO_RESET",
  parameter AUTORESET_PRIORITY = "RESET",
  parameter A_INPUT = "DIRECT",
  ...
)(
  output [29:0] ACOUT,
  output [17:0] BCOUT,
  output CARRYCASCOUT,
  ...

  input [29:0] A,
  input [29:0] ACIN,
  input [3:0] ALUMODE,
  input [17:0] B,
  input [17:0] BCIN,
  input [47:0] C,
  ...
);

```

Table 2-4: OPMODE Control Bits Select X Multiplexer Outputs

W OPMODE[8:7]	Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes
xx	xxx	xx	00	0	Default
xx	xxx	01	01	M	Must select with OPMODE[3:2] = 01
xx	xxx	xx	10	P	Requires PREG = 1
xx	xxx	xx	11	A:B	48-bits wide

When either TWO24 or FOUR12 mode is selected, the multiplier must not be used, and USE_MULT must be set to NONE.

Notes:

- When these data pins are not used and to reduce leakage power dissipation, the data pin input signals must be tied High, the input register must be selected, and the CE and RST input control signals must be tied Low. An example of unused C input recommended settings would be setting C[47:0] = all ones, CREG = 1, CEC = 0, and RSTC = 0.
- These signals are dedicated routing paths internal to the DSP48E2 column. They are not accessible via general routing resources.
- All signals are active High.


```
module DSP48E2 #(
```

```
  par  
  par  
  par  
  par  
  par  
  par  
  par  
  par  
  par  
  ...
```

```
)(
```


```
  out  
  out  
  out  
  ...
```

```
  inp  
  inp  
  inp  
  inp  
  inp  
  inp  
  ...
```

```
);
```

Insight #1: configuring DSPs and other complex primitives is similar to writing a program, so use *program synthesis*.

Insight #2: we can extract the semantics necessary for automated reasoning directly from simulation models.



Lakeroad: a hardware synthesis tool utilizing program synthesis and semantics extracted from simulation models to target complex, programmable FPGA primitives.

Workload	Signed?	# Stages	Yosys	SOTA	Lakeroad
$((d + a) * b) c$	X	1	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
$((d - a) * b) c$	✓	2	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
$((d - a) * b) ^ c$	✓	3	1 DSP, 22 LUT	2 DSP, 11 LUT	1 DSP
$((d + a) * b) \& c$	✓	3	1 DSP, 22 LUT	2 DSP, 11 LUT	1 DSP
$((d + a) * b) ^ c$	X	2	1 DSP, 18 LUT	1 DSP, 9 LUT	1 DSP

Workload	Signed?	# Stages	Yosys	SOTA	Lakeroad
$((d + a) * b) c$	X	1	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
$((d - a) * b) c$	✓	2	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
$((d - a) * b) ^ c$	✓	3	1 DSP, 22 LUT	2 DSP, 11 LUT	1 DSP
$((d + a) * b) \& c$	✓	3	1 DSP, 22 LUT	2 DSP, 11 LUT	1 DSP
$((d + a) * b) ^ c$	X	2	1 DSP, 18 LUT	1 DSP, 9 LUT	1 DSP

Workload	Signed?	# Stages	Yosys	SOTA	Lakeroad
$((d + a) * b) c$	X	1	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
$((d - a) * b) c$	✓	2	1 DSP, 20 LUT	1 DSP, 10 LUT	1 DSP
$((d - a) * b) ^ c$	✓	3	1 DSP, 22 LUT	2 DSP, 11 LUT	1 DSP
$((d + a) * b) \& c$	✓	3	1 DSP, 22 LUT	2 DSP, 11 LUT	1 DSP
$((d + a) * b) ^ c$	X	2	1 DSP, 18 LUT	1 DSP, 9 LUT	1 DSP

Generating Compilers



Why Now?



Case Study: Lakeroad



Call to Action

Compilers should be generated from formal models of hardware.

Compilers should be generated from formal models of hardware.

Lakeroad automatically enables compilation to FPGA primitives, given the simulation models of those primitives.

Compilers should be generated from formal models of hardware.

Lakeroad automatically enables compilation to FPGA primitives, given the simulation models of those primitives.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Compilers should be generated from formal models of hardware.

Lakeroad automatically enables compilation to FPGA primitives, given the simulation models of those primitives.

With the growing diversity of hardware and the rapid improvement of automated reasoning, now is the time to make this a reality.

Lakeroad demonstrates that automated methods are now powerful enough address gaps in existing state-of-the-art tools.

Generating Compilers → Why Now? → **Case Study: Lakeroad** → Call to Action

Generating Compilers → Why Now? → Case Study: Lakeroad → **Call to Action**

The Hardware Lottery

Sara Hooker

Google Research, Brain Team

`shooker@google.com`

2020

The Hardware Lottery

Sara Hooker

Google Research, Brain Team

shooker@google.com

2020

It's on on all of us to fight against the hardware lottery, by making sure that practitioners in all fields have the hardware and compilers they need to advance their research.

Thank you!

